Abstract-Smart Power integrated circuits receive an increasing attraction recently, especially in automotive industry. Substrate noise coupling is one of the major causes of failure in this kind of integrated circuits that requires circuit redesign and increases the overall cost. An exhaustive failure analysis is needed to identify failures due to substrate coupling. In this paper, we present a post-layout extraction and simulation methodology for substrate parasitic modeling. Based on this methodology, we have developed a dedicated computer-aided-design tool that is used for substrate extraction from layout patterns. The extraction employs a meshing algorithm for substrate parasitic generation. To validate the substrate model, the process of benchmarking uses industrial design structures in 0.35µm high-voltage-CMOS technology. Two test cases in transient simulation are considered in this work. The first one is a common used current mirror circuit. Our tool predicts the interference of substrate currents to this basic circuit. The second test case is an industrial design test-chip where parasitic coupling is investigated in a standard automotive test. Eventually, by using the proposed CAD tool, it becomes possible to simulate the behaviors of substrate noise at early phase before fabrication.
I. INTRODUCTION
T HE MODERN trend of microelectronics is to integrate more functionalities on a single chip, along with reducing the cost and the total number of external components. This integration increases the reliability and reduces the electromagnetic interference (EMI) of the overall system. The same idea is used in Smart Power integrated circuit (ICs) where high voltage (HV) power devices and low voltage (LV) analog and digital devices coexist on the same silicon substrate [1] .
In a typical Smart Power IC, the power stage is commonly used to drive inductive loads, e.g., motor. During the power stage switching, the drain voltage of output transistor instantly goes below ground or above supply voltage that injects substrate currents. The induced substrate currents lead to a local shift of substrate potential that can reach hundreds of millivolts. As a consequence, it realizes the coupling between surrounding devices with possible activation of parasitic lateral NPN (N-well to P-substrate to N-well) bipolar junction transistors (BJT). The induced substrate current paths are considerably long and layout dependent. Unlike the traditional IC in LV technology, the Smart Power ICs have to withstand harsh environmental conditions like high operating temperatures. Due to high chip temperature arising from power domains, the substrate noise increases and the impact of substrate coupling becomes even worse. As technology improves, HV devices continue to get larger to deliver more power, in the meantime LV digital devices are shrinking to provide higher frequency and less power consumption. Therefore, it can be quite challenging to ensure immunity against parasitic coupling. The coupled noise from power stage is disturbing the normal functionalities and compromising the system performances. Moreover, the possible activation of parasitic BJTs may cause destructive effects such as triggering the latch-up.
Failures due to coupling of substrate lateral NPN BJTs cause several circuit redesigns. Addressing such failures is becoming of interest since these failures are still reported in tests after fabrication. On the one hand, conventional IC design ignores the minority carriers related effects, however, such effects due to carriers (majority and minority) injection and propagation in substrate are significant in Smart Power ICs. On the other hand, the impact of minority carriers cannot be modeled in conventional way, since standard compact model cannot maintain the minority carriers propagation between devices.
Technology computer-aided-design (TCAD) [2] tools are considered the only way to investigate the minority carriers related effects. This physical device simulator solves the 2D or 3D equations based on the finite elements method (FEM). They have reliable results, yet considerably time demanding. Investigations to substrate parasitic lateral NPN BJTs using TCAD simulators were performed in [3] , [4] . They show reliable results with agreement to measurements. However, the method is not applicable since it is time demanding (several hours), and using custom layout reduction.
In 2010, a methodology for substrate parasitic modeling was introduced [5] . The idea relies on modeling the substrate with a network of enhanced parasitic models. Different from standard parasitic models, these models take into account the effects related to minority carriers. Besides the models, the geometry of layout is the key to model correctly the behaviors of substrate noise. Based on this idea, we extend the method by developing an automatic layout extraction tool. In this paper, the main idea will be introduced accompanied by several industrial test cases.
This paper is organized as follows: In Section II, we recall the methodology of substrate parasitic modeling for Smart Power technology. Section III introduces our design flow with dedicated layout-extraction methodology. To validate our substrate model, process of model benchmarking in terms of parasitic diode and bipolar are discussed in Section IV. In Section V, we apply our method to two cases study. Finally, the conclusions are drawn in Section VI.
II. MODELING METHODOLOGY
In the context of European Project AUTOMICS [6] with 7th framework entitled "Pragmatic Solution for ParasiticImmune Design of Electronics ICs for Automotive," we aim at proposing a new pragmatic, focused and well-structured solution for modeling of parasitic coupling in automotive ICs [7] , [8] .
The idea relies on constructing automatically a 3-D network that takes into account both majority and minority carriers propagation in substrate. This substrate network is composed of enhanced parasitic models [9] , [10] (i.e., EPFL diodes, resistor, and homojunction) with extracted geometrical features from layout [11] . Those enhanced models are compact spice models (written in Verilog-A), which have two additional terminals introducing minority carriers' concentration and gradient. At those terminal, the minority carriers concentrations are saved as voltage and their gradient are saved as current [12] . Therefore, bipolar effects can be simply modeled by two back-to-back (NPN) or front-to-front (PNP) diodes. By doing this, the substrate lateral NPN BJTs can be extracted and simulated [13] . As a feature of our modeling methodology, this substrate network can be back annotated to circuit schematic, which is impossible by using TCAD simulations. As a consequence, the behaviors of substrate currents can be observed by fast simulation at early phase before fabrication of first prototype [14] , [15] , [16] .
III. LAYOUT-BASED EXTRACTION METHODOLOGY
In the following, our approach of post-layout extraction is introduced. The flow in Fig. 2 describes the overall idea: our extraction flow consists of 2 parts: a) extraction of substrate network. An extraction engine is developed based on OpenAccess [17] , and encapsulated in a CAD tool. The CAD tool is integrated in Cadence design environment of ams AG Hitkit Process Design Kit (PDK). The idea of substrate modeling and parasitic extraction can be simply illustrated as in Fig. 1 , and will be explained in the following paragraphs. b) extraction of RC and netlist back-annotation. To backannotate the substrate network with standard post-layout schematic, we extract pins at the interfaces of the substrate. Then these pins are extracted as short-vias between metal wires and substrate network. To extract the substrate parasitic, our methodology follows 3 steps:
A. Reduction Phase
The region of interest that we consider in our methodology is underneath transistor diffusion areas. In the one hand, we consider wells: e.g., deep N-well (DNTUB) and deep P-well (DPTUB) in ams AG 0.35μm HV-CMOS technology process, and implants: e.g., N-implant (NDIFF) and P-implant (PDIFF). On the other hand, all the others: e.g., metal layers and via that do not contribute to the substrate parasitics are ignored in our methodology. Hence, specific rules are used to define the masks involved in a target technology process. The rules are formed in Extensible Markup Language (XML), thus written in XML file. Therefore, in our approach, we start by reducing layers from the original layout, and deriving a reduced version of layout that is used for further extraction. 
B. Meshing Phase
Meshing of substrate region is based on lumped elements (i.e., cubes) in 3-D. Each element, has a different size, and models a lumped region in substrate. To complete the meshing in 3-D, we consider three steps: 1) Substrate layering; 2) 2-D surface meshing; 3) 2-D mesh refinement.
1) Substrate Layering: For vertical meshing along z-axis, substrate will be divided into several stacked layers, or slices. The total number of slices is derived from the wells, thus their thickness are derived from the junction depths. For example, if we consider a substrate region of 20μm thickness, DNTUB and DPTUB are layers in our case ( Fig. 1(b) ). Eventually 3 slices are derived from vertical meshing. The "cut" through PN junction (DNTUB to P-substrate) and "cut" through DPTUB and P-substrate result in three slices: the slice on "top" includes DNTUB and DPTUB wells ( Fig. 3(b) ); the slice in the "middle" includes only DNTUB (Fig. 3(c) ); and then the slice at "bottom" is only P-substrate region ( Fig. 3(d) ). Table I records the relevant informations for meshing, such as thickness (second column) and involved wells or implants (third column) at each slice. Besides, N-type and P-type diffusions are considered as the contacts on the surface of "top" slice ( Fig. 3(a) ).
2) 2-D Surface Meshing: Once the substrate is layered, meshing on 2-D surface (x-y axis) is developed at each slice. Since wells have different junction depths, meshing on 2-D are different at each slice as well (see Fig. 3 ). In our methodology, meshing on 2-D is based on points instead of shapes (e.g., rectangle or polygon is a combination of ordered points). The cost for computation and memory used increases as IC layout becomes more complex. Before meshing, we start to collect the vertices from the layers, and saved as:
where n is the total number of collected vertices, each one being a 2-D point, i.e., v j = (x j , y j ). If one 2-D point can describe a location on the surface, then two 2-D points describe a line segment corresponding to a junction boundary. The extension of this line segment to the edges results in a mesh line (black line in figure) . The projection of these vertices on x-axis is called Xarray, and the ones on y-axis is called Yarray.
In our case, they can be expressed as:
where p is the total number of coordinates in x-axis, and q is the one in y-axis. These two arrays build the coordinate system of resulting meshing. For each element in meshing, its depth equals to slice thickness (Table I) , and its size on 2-D surface is defined by diagonal opposed corners, i.e., the lower left (LL) and upper right (UR) points. Eventually, the geometrical of element can be expressed as:
Besides geometry, mesh element has been marked by material type. The available material types are: N-well, P-well, N-implant, P-implant, P-substrate.
3) Mesh Refinement: We have just introduced a methodology for substrate meshing. This method relies on a rectilinear mesh in 2-D where substrate region is modeled. In [18] , an enhanced strategy for 2-D surface meshing was introduced, which contribute to reduce significantly the size of meshing, thus speed up the entire simulation time. In this section, we recall this mesh refinement strategy on the "top" slice of structure, thus the idea can be applied to each one of the entire meshing in 3-D.
• Initial meshing strategy (S1), as depicted in Fig. 4(a) . In our methodology, mesh is constructed by cuboid in 3-D. Its height is defined by layer depth, and its surface (i.e., x-y) is defined by the diagonal opposed corners. To find these corners, a coordinate system in 2-D is built to help constructing the perpendicular mesh lines, thus the intersections are the corners of resulting mesh. For instance, mesh in Fig. 4(a) has coordinates at the x-axis Xarray = {a1, a2, a3, a4, a5, a6}, and coordinates at the y-axis Yarray = {b1, b2, b3, b4, b5, b6}. These coordinates are the projection on x/y-axis of vertices from DNTUB, and DPTUB layers. As an example, vertices from DNTUB give the coordinate {a3, a4} to Xarray and {b3, b4} to Yarray.
• Enhanced meshing strategy (S2), as depicted in Fig. 4(b) .
Beginning with initial mesh, the technique of mesh refinement is applied to reduce the number of elements by combining small sized elements. For those small sized elements who can be merged, they have to meet the following 3 conditions: 1) same material type; 2) the resulting merged element form a rectangular shape; 3) the resulting shape does NOT overlap any vertices (red in figure) . For example, a group of initial elements {1, 2, 3, 4, 5} (Fig. 4(a) ) overlaps vertices (a2, b2) and (a5, b2), hence they cannot be merged even if they consist of the same material type. Thus, the group of initial elements {2, 3, 4} (Fig. 4(a) ) can be merged to element 4 in Fig. 4(b) . This has a consequence on the extracted parasitic components: the red line crossing the length of element 4 is an ideal connection, the parasitic resistors at the boundaries of elements 1 and 4 and elements 4 and 5 have to be modified to take into account the new geometry.
C. Extraction Phase
Extraction of parasitic components from meshing results in an equivalent netlist. This netlist consists of extracted components together with geometrical patterns. The extraction of component happens between two adjacent elements. Considering two elements, as illustrated in Fig. 5 , a parasitic component is extracted between their two centers. Depending on their material types, the resulting component can be either an enhanced diode (different material type), an enhanced resistor (same material types) or a homojunction (same material type but different doping concentration) [9] , [10] . The parameters to extract are length, area, etc. (see Table II ).
Besides geometry, semiconductor materials are extracted as well. For instance, resistor extracted from DNTUB well differs from the one extracted from DPTUB well in terms of silicon doping, and they differ from the one extracted from P-substrate as well. Therefore, resulting extracted resistors are differentiated by definition, such as:
• R D P : inside DPTUB well;
• R D N : inside DNTUB well;
• R P S : inside P-substrate. The same idea stands for enhanced parasitic model of diode and homojunction. Table III lists all combinations of parasitic component to extract according to describing rules.
IV. MODEL BENCHMARKING
Calibration of technology parameters, such as doping profile and carriers' lifetime, is performed using industrial benchmark structures. Various structures to benchmark the diodes in terms of geometry (area, perimeter), and technology patterns (e.g., DNPS diode, DPDN diode, etc.) are provided by ams AG. Benchmark structures are extracted using tool and parameters are calibrated using special algorithm to fit simulation results with measured data. We will not detail the calibration process itself, but we show the results of model benchmarking. 
A. Modeling of diode
As the first case study, a benchmark structure of DNPS diode has been investigated. The structure under study is an area diode with dimension 800μm × 800μm. The output parameters from extraction and simulation are summarized in Table IV . Results of DC behaviors including forward and reversed biased conditions are reported in Fig. 6 . Results from simulations are drawn with straight lines and measurements with dots. In the same figure, curves in colors illustrate also the temperature behaviors at: 27 • C (blue), 75 • C (black), and 125 • C (red).
B. Modeling of lateral NPN
Modeling of parasitic lateral NPN BJT is a hard task. In HV-CMOS technology, the emitter of NPN BJT is the injecting N-well of substrate currents (usually power device), the collectors are the surrounding N-wells while the base is the whole substrate. Therefore, extraction of this parasitic device with layout geometry becomes impossible by using standard BJT model. In our methodology, modeling of such parasitic lateral NPN BJT is realized by constructing substrate network as shown in Fig. 7 . This substrate network models lateral NPN BJT with back-to-back diodes only according to layout geometry. Eventually, bipolar effect of parasitic lateral NPN can be added to circuit schematic.
The second structure is from an industrial design test chip, named test-chip 1. This test chip has 15 DNPS diodes sharing the same substrate. It has 16 I/O PADs: the first 15 of them (PADs 1 to 15) connect to each of the 15 N-wells individually, and the last one (PAD16) connects to P-well rings, which are the surrounding substrate contact of the 15 N-wells. The whole test-chip is extracted using our methodology (reported in Table IV ). Extraction of whole chip is performed in two steps: 1) the extraction of device (each DNPS diode individually); 2) the extraction of substrate region outside devices. The structure with meshing is depicted in Fig. 8(a) . Since the models in ams AG process include these 15 DNPS diodes, they should be disabled during circuit simulations because our substrate model already takes them into account.
In our test case, as shown in Fig. 8(b) , 5 Nwells PAD1 to PAD5 are involved. We mainly focus on this test structure the investigation of parasitic lateral NPN BJTs where the distance effect is under study. Each N-well has the same dimension (20μm × 20μm), thus different spacing to PAD 5. As for simulation, PAD5 is the emitting point of substrate current while collector is one of the 4 other PADs, and the others are left open. A good agreement to measurements shows reliable results from simulation (see Fig. 9 ), while the temperature behaviors are considered as well.
C. Modeling of vertical NPN and PNP
In HV-CMOS technology, a deep N-well isolates the transistors from the substrate. Inherently this structure introduces a parasitic vertical NPN (for N-MOS) or PNP (for P-MOS) bipolar junction transistor (BJT). The drain of P-MOS transistor corresponds to the emitter of vertical PNP, which is usually connected to the load. The below ground or above supply voltage condition activates the vertical BJT that injects substrate current into the substrate. This kind of configuration is often seen in HV automotive application. Typically, the effect of parasitic vertical BJT can be added in compact model of standard spice model. However, the propagation of substrate currents is impossible to model since they are layout dependent. Hence, modeling of parasitic BJT is also considered in our methodology.
In previous test structure, effect of the parasitic lateral NPN is observed by adding lateral connected back-to-back diodes between N-wells. Following the introduced methodology, same way, the front-to-front connection of the enhanced diodes can simulate parasitic PNP transistor [9] .
Besides the DNPS diode (yellow), DPDN diode (blue), and NDDP diode (green) are the two other parasitic diodes to extract (as mentioned at Table III ). The calibration of these diodes are performed by using the standard bipolar cells from library which has well defined structure of vertical BJT, see Fig. 10 . Report on extraction and simulation of two BJTs is summarized in Table IV . It has to be noticed that if the target process/models include already these parasitic vertical BJTs then designers would need to disable the instantiation of these BJTs during circuit simulations, since they are included in our substrate model. Curves from simulation are depicted in Fig. 11 , DC behaviors of BJTs are confirmed by fitting the simulation with measured data.
V. CASE STUDY

A. Current Mirror
Current mirror is a simple circuit that is widely used in analog IC design. This circuit is designed to replicate a current through one active current path (reference current) to another active current path of circuit, therefore keeping the output current constant regardless of loading. In this case under study, we are interested in the influence of substrate currents to this basic analog circuit. The test circuit is illustrated in Fig. 12 . Transistor M1 is a self-biasing N-channel LDMOS transistor that injects substrate currents from a negative supply voltage source marked as "Vin" in figure. Transistors M2 and M3 are also N-channel LDMOS and have the same size (i.e., W and L) as transistor M1, thus transistor M2 is closer to M1 than transistor M3 in layout point of view. They are used as a current mirror sink having two different configurations:
• Case 1: transistor M2 is the current source of current mirror configuration, it is closed to aggressor M1; • Case 2: transistor M3 is the current source of current mirror configuration, then it is farther from aggressor M1; The extracted substrate networks in both cases are the same, because they have the same geometry in substrate as depicted in Fig. 12(c) . The extracted netlist of substrate parasitic is back-annotated to circuit schematic through the extracted PIN. A transient signal of negative pulse (-1V, 2μs) is applied to input voltage source, see Fig. 13 . The below ground condition at drain of transistor M1 causes current injection into substrate. As a consequence, the forward biasing of DNPS diode at M1 triggers the parasitic lateral NPN BJT. Hence, currents are coupled to DNTUB wells of transistor M2 and M3. Depending on the distance between devices, the coupled currents are different:
. As a consequence, the voltage drop at DNTUB of transistor M2 is higher than of transistor M3. • In case 1, transistor M2 is the source of current mirror who converts current into voltage. The voltage drop at drain of M2 (D2) causes the drop of controlling voltage at the gate of M2. Because controlling voltage drops, the mirrored current at transistor M3 decreases. However, the drop of mirrored current cannot be compensated by the increase of coupled substrate currents, then the total current at M3 (I_Out) decreases. On the contrary, the total current at M2 (I_Ref) increases since the coupled substrate currents are more significant.
• In case 2, transistor M3 is the source of current mirror.
Since M3 is farther than M2 from the aggressor of substrate currents, the interference of coupling to mirrored current is less than in the previous case. Hence the decrease of mirrored current is less important than the coupled substrate currents. In both sides, the total currents at M2 (I_Out) and M3 (I_Ref) are increased depending on the distance to M1. In Fig. 13 , results of simulation confirm the correct behaviors of substrate parasitic NPN BJT under test conditions. The interferences of substrate noise to the basic current mirror circuit are clearly observed by using our tool. However, this effect cannot be simulated in the conventional way since the lack of modeling of parasitic NPN BJTs.
B. Test-chip 2
The second test case is from an industrial design and fabricated test chip [19] . The principle structure under study is shown in Fig. 14 . The entry is an IO PAD which consists of two series connected diodes supplied between VDD and ground. The injection point for the aggressor is between two diodes marked as "Vin" in Fig. 14 . Two N-wells with geometry d4 × d6 each, are placed to collect the injected charges. The distance to the emitter is different as d5 for the closer placed one (DN1) and d5 + d6 + d7 for the second one (DN2). The output "Vout" is implemented as PAD. Laser cut options are used to connect or disconnect the different N-wells to PAD "Vout."
In order to reach production maturity, all automotive products must pass qualification tests. Some of these tests may cause substrate parasitic currents. In our test case, a standard automotive test signal (ISO 7637-2 Pulse 1) is applied as injecting signal to PAD "Vin." This input signal is an example of severe test signal requiring that the product remains fully functional while the output terminals are stressed with negative voltage. The behavior of this test signal is shown on the top of Fig. 15 . It simulates a negative polarity transient pulse caused by the disconnection of the DC supply through an inductive load. The peak voltage "Vs" is varied as 6V, 12V, and 20V for different tests. The recovery time of this pulse signal is 2ms. Finally the voltage supply VDD is 14V .
Results for this tests are shown in the rest of the Fig. 15 as voltage at output "Vout" measured on 50 . The curves displayed are according to the different values of peak voltages: 6V (green), 12V (yellow), and 20V (red). In the conventional way, signals caused by substrate coupling cannot be simulated. However by using our tool, pulse signals are observed on the corresponding well (DN1 and DN2). In agreement, the simulated signal on the corresponding well is higher for the larger input signal. Shorter distance to the substrate current source results in a higher signal.
VI. CONCLUSION
Substrate noise modeling becomes of interest for designing Smart Power ICs. The noise coupling in substrate is due to carriers injection and propagation, in particular from HV power devices. Moreover, they could be even worse in high operating temperature condition. In conventional way, this kind of coupled noises are not predictable in simulation because the lack of modeling of substrate parasitic lateral NPN. In this paper, a post-layout extraction and simulation methodology for substrate parasitic was presented. This methodology is based on a layout extraction tool where substrate network is generated. The use of our tool completes the existing post-layout verification flow. Thus the behaviors of substrate currents can be also taken into account in simulation. In 0.35μm process node of ams AG HV-CMOS technology, we extracted the technology parameters of substrate model from various benchmark structures. We have investigated in this work the effect of parasitic lateral NPN BJTs in two different test cases: the interferences of substrate currents to a current mirror configuration was studied at first. Then, an automotive test case was included. The proposed approach at post-layout stage gives the designers the possibility to simulate the substrate parasitic behaviors. The verification at early phase before fabrication enables the optimization of design against substrate coupling. Eventually, it contributes to reduce the design cycle thus increases the reliability and safety of Smart Power ICs. 
